PLUS Search Results for S/N 09755499, Searched January 25, 2005

The Patent Linguistics Utility System (PLUS) is a USPTO automated sear ch

system for U.S. Patents from 1971 to the present. PLUS is a query-by-example search system which produces a list of patents that a re

most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

09755499_LIST

5852718
6415343
5675811
5793993
5859980
6343364
6353866
6751684
4894825
5272700
5337312
6434141
5606665
5841989
5457683

09755499_QUAL

6757755 66 6760792 66 6823405 66 5907485 64 6202112 63

09755499_QUAL

5841989 54 5457683 54

09755499_CLSTITLES
Titles of Most Frequently Occurring Classifications of Patents Returne

From A Search of 09755499 on January 25, 2005

12	710/5 Class 710/1 710/5		OR, 8 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output command process
9		710	OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output data buffering
7	710/36 Class 710/1 710/36	710	OR, 7 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulation
7	710/40 Class 710/1 710/36 710/40	710	OR, 7 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulationAccess prioritization
6	710/6 Class 710/1 710/5 710/6		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output command process .Operation scheduling
5	710/20 Class 710/1 710/20	710	OR, 5 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Concurrent Input/Output processing and data transfer
5	710/21 Class 710/1		OR, 5 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING

```
09755499 CLSTITLES
         710/20
                        .Concurrent Input/Output processing and data
                            transfer
         710/21
                        .. Concurrent data transferring
    710/240
                  (2 OR, 3 XR)
                  710 : ELECTRICAL COMPUTERS AND DIGITAL DATA
         Class
                                               INPUT/OUTPUT
                          PROCESSING SYSTEMS:
                        ACCESS ARBITRATING
          710/240
 5
    710/7
                   (0 OR, 5 XR)
                  710 : ELECTRICAL COMPUTERS AND DIGITAL DATA
         Class
                          PROCESSING SYSTEMS:
                                               INPUT/OUTPUT
                        INPUT/OUTPUT DATA PROCESSING
          710/1
          710/5
                        .Input/Output command process
                        ... Concurrently performing Input/Output
          710/7
                           operation and other operation unrelated to
Input/Output
    710/107
                  (0 OR, 4 XR)
                  710 : ELECTRICAL COMPUTERS AND DIGITAL DATA
          Class
                          PROCESSING SYSTEMS:
                                                INPUT/OUTPUT
                        INTRASYSTEM CONNECTION (E.G., BUS AND BUS
          710/100
                            TRANSACTION PROCESSING)
                        .Bus access regulation
          710/107
    710/113
                  (3 \text{ OR}, 1 \text{ XR})
                  710 : ELECTRICAL COMPUTERS AND DIGITAL DATA
          Class
                                                INPUT/OUTPUT
                          PROCESSING SYSTEMS:
                        INTRASYSTEM CONNECTION (E.G., BUS AND BUS
         710/100
                             TRANSACTION PROCESSING)
                        .Bus access regulation
          710/107
                        ...Centralized bus arbitration
          710/113
                  (2 OR, 2 XR)
    710/306
                  710 : ELECTRICAL COMPUTERS AND DIGITAL DATA
          Class
                                               INPUT/OUTPUT
                          PROCESSING SYSTEMS:
                        INTRASYSTEM CONNECTION (E.G., BUS AND BUS
          710/100
                             TRANSACTION PROCESSING)
                        .Bus interface architecture
          710/305
          710/306
                        .. Bus bridge
                   (0 OR, 4 XR)
    710/33
                  710 : ELECTRICAL COMPUTERS AND DIGITAL DATA
          Class
                                                INPUT/OUTPUT
                          PROCESSING SYSTEMS:
                        INPUT/OUTPUT DATA PROCESSING
          710/1
                        .Data transfer specifying
          710/33
     710/39
                   (0 \text{ OR}, 4 \text{ XR})
```

	Class 710/1 710/36 710/39	710	09755499 CLSTITLES : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulationAccess request queuing
	710/53 Class 710/1 710/52 710/53	710	OR, 4 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output data buffering Alternately filling or emptying buffers
4	711/141	711	OR, 4 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY
3	709/201 Class		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MULTIPLE COMPUTER OR PROCESS COO
RDIN.	ATING 709/200 709/201		MULTICOMPUTER DATA TRANSFERRING .Distributed data processing
3	709/231 Class		OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MULTIPLE COMPUTER OR PROCESS COO
RDIN.	ATING		
	709/200 709/230 709/231		MULTICOMPUTER DATA TRANSFERRING .Computer-to-computer protocol implementingComputer-to-computer data streaming
3	710/104 Class	710	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .System configuring
3	710/106 Class 710/100	710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)

	710/105		09755499_CLSTITLES .ProtocolUsing transmitter and receiver
3	710/112 Class		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		
	710/107 710/112		.Bus access regulationBus request queuing
3	710/56 Class		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/1 710/52		
	710/56		Buffer space allocation or deallocation
3	710/58 Class		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA
	710/1 710/58		PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output process timing
3	710/8 Class		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/1 710/8		INPUT/OUTPUT DATA PROCESSING .Peripheral configuration
2	340/825.52 Class 340/825 340/825	340	: COMMUNICATIONS: ELECTRICAL SELECTIVE
2	709/212 Class		: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
RDINATING			SYSTEMS: MULTIPLE COMPUTER OR PROCESS COO MULTICOMPUTER DATA TRANSFERRING
	709/200		.Computer-to-computer direct memory accessing
2	709/230 Class		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MULTIPLE COMPUTER OR PROCESS COO
RDIN	ATING 709/200		MULTICOMPUTER DATA TRANSFERRING

09755499_CLSTITLES .Computer-to-computer protocol implementing

	709/230		.Computer-to-computer protocol implementing
2	709/232 Class	(1 709	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MULTIPLE COMPUTER OR PROCESS COO
	ATING 709/200 709/230 709/232		MULTICOMPUTER DATA TRANSFERRING .Computer-to-computer protocol implementingComputer-to-computer data transfer regulatin
g			
2	710/244 Class . 710/240 710/244	710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT ACCESS ARBITRATING .Access prioritizing
2	710/305 Class 710/100 710/305		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus interface architecture
2	710/100	710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus interface architectureBus bridgeArbitration
2	710/100	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus interface architecture
2	710/311 Class 710/100	710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)

TRANSACTION PROCESSING)

	710/305 710/306 710/311		09755499_CLSTITLES .Bus interface architectureBus bridgeIntelligent bridge
2 710	710/1 710/1 710/36 710/40 710/41	710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulationAccess prioritizationDynamic
2 71	0/48 Class 710/1 710/36 710/48	710	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulation Input/Output interrupting
. 2 71	0/62 Class 710/1 710/62	-	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Peripheral adapting
2 71:	2/30 Class	(0 712	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS
TRUCTIO			PROCESSING
	712/1 712/28 712/30		PROCESSING ARCHITECTURE .Distributed processing systemOperation
2 71	2/8 Class	(0 712	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS
TRUCTIO	N		DDOCECCINC
	712/1 712/2 712/7 712/8		PROCESSING PROCESSING ARCHITECTURE .Vector processorVector processor operationSequential
2 71	8/102 Class	(0 718	
AGEMENT	OR TASK		SYSTEMS: VIRTUAL MACHINE TASK OR PROCESS MAN

09755499_CLSTITLES MANAGEMENT/CONTROL

718/100 TASK MANAGEMENT OR CONTROL

718/102 .Process scheduling